





Streaming 2D Convolution Accelerator

By: Changwe Musonda, Kevin Wang, Emily Morales

Project overview

This project's objective is to **compare an FPGA A*** implementation against a **reference Python A*** under identical maps, start/goal pairs, and heuristic settings. The FPGA core runs A* on a **16×16 occupancy grid** with **8-directional** moves and a **Manhattan** heuristic, reporting **path length** and **cycle count** for latency/speedup analysis versus Python. A lightweight **Python 2D visualizer** simply renders the FPGA testbench outputs to **confirm correctness** and make results easy to present.



Hardware: Nexys A7



Project Roadmap and Deliverables



Example/Progress



Final Report Plan



KEY LEARNING 1



When the FPGA and Python A* use the same 4-connected moves, Manhattan heuristic, costs, and tie-break rules, they produce the same path and path length.

KEY LEARNING 2



Keeping data on-chip and doing simple operations each cycle lets the FPGA cut latency (cycles) versus Python; the open-set design sets how well this scales to bigger grids.

KEY LEARNING 3



The Python 2D visualizer confirms the FPGA path matches Python on each map, while the reported cycle count and path length make the speedup and correctness easy to judge.

**Any
questions?
Ask away!**



Thank you